NEC NEC LCD Technologies, Ltd.

TFT MONOCHROME LCD MODULE

NL204153BM21-01 NL204153BM21-01A

54.0cm (21.3 Type) QXGA LVDS Interface (4 ports)



This DATA SHEET is updated document from DOD-PD-0521(1).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

No part of this document shall be copied in any form or by any means without the prior written consent of NEC Corporation.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a product described herein or any other liability arising from use of such application. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

While NEC Corporation has been making continuous effort to enhance the reliability of its products, the possibility of failures cannot be eliminated entirely. To minimize risks of damage to property or injury to person arising from a failure in an NEC product, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

NEC products are classified into the following three quality grades:
"Standard", "Special", "Specific"

The "Specific" quality grade applies only to applications developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a product depend on its quality grade, as indicated below. Customers must check the quality grade of each application before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Military systems, aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems (medical equipment, etc.) and any other equipment

The quality grade of this product is "Standard" unless otherwise specified in this document. If customers intend to use this product for applications other than those specified for "Standard" quality grade, they should contact NEC Corporation sales representative in advance.

CONTENTS

INTRODUCTION	2
1 OUT INE	4
1. OUTLINE	
1.2 APPLICATION	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	
4.3.2 Backlight lamp	
4.3.3 Power supply voltage ripple	
4.3.4 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	11
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	12
4.5.1 LCD panel signal processing board	
4.5.2 Backlight lamp	
4.5.3 Positions of plug and socket	
4.6 METHOD OF CONNECTION FOR LVDS TRANSMITTER	
4.7 DISPLAY GRAY SCALE AND INPUT DATA SIGNALS	
4.8 INPUT SIGNAL TIMINGS	
4.8.1 Timing characteristics	
4.8.2 Input signal timing chart	
4.9 LVDS DATA TARANSMISSION METHOD	
4.10 DISPLAY POSITIONS	
4.11 PIXEL ARRANGNMENT	22
4.12 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT	
4.13 LUT SERIAL COMMUNICATION TIMINGS	26
4.14 OPTICS	
4.14.1 Optical characteristics	28
4.14.2 Definition of contrast ratio	
4.14.3 Definition of luminance uniformity	
4.14.4 Definition of response times	
4.14.5 Definition of viewing angles	
5. RELIABILITY TESTS	
6. PRECAUTIONS	
6.1 MEANING OF CAUTION SIGNS	
6.2 CAUTIONS	
6.3 ATTENTIONS	
6.3.1 Handling of the product	
6.3.2 Environment	
6.3.3 Characteristics	
6.3.4 Other	
7. OUTLINE DRAWINGS	
7.1 FRONT VIEW	
7.2 REAR VIEW	35

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Monochrome LCD module NL204153BM21-01 and NL204153BM21-01A are composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a monochrome-filter glass substrate.

Grayscale data signals from a host system (e.g. PC, signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Monochrome images are created by regulating the amount of transmitted light through the TFT array.

1.2 APPLICATION

• Monochrome monitor system

1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Super Advanced -Super Fine TFT (SA-SFT))
- High luminance
- High contrast
- Low reflection
- High resolution
- 256 gray scales per 1 sub-pixel
- LVDS interface
- Adjustable gamma characteristics by using built-in 10-bit LUT (look up table)
- Selectable LVDS data input map
- Small foot print
- Incorporated edge light type backlight (without inverter)
- Replaceable backlight
- Differences between NL204153BM21-01 and NL204153BM21-01A


Item	NL204153BM21-01	NL204153BM21-01A			
White chromaticity	Wx, $Wy = (0.255, 0.310)$ (typ.)	Wx, $Wy = (0.280, 0.304)$ (typ.)			
Luminance	700cd/m ² (min.)	650cd/m ² (min.)			
Backlight unit (Replaceable part)	213LHS06	213LHS11			
Cable color of backlight lamps	See "4.5.2 Backlight lamp".				

2. GENERAL SPECIFICATIONS

Display area433.152 (H) × 324.864 (V) mmDiagonal size of display54.0 cm (21.3 inches)Drive systema-Si TFT active matrixDisplay grayscale256 gray scales per 1 sub-pixel (8-bit) (766 gray scales per 1 pixel)Pixel2,048 (H) × 1,536 (V) pixels (1 pixel consists of 3 sub-pixels (LC)Pixel arrangementLCR vertical stripe	R).)				
Drive systema-Si TFT active matrixDisplay grayscale256 gray scales per 1 sub-pixel (8-bit) (766 gray scales per 1 pixel)Pixel2,048 (H) × 1,536 (V) pixels (1 pixel consists of 3 sub-pixels (LC)	R).)				
Display grayscale 256 gray scales per 1 sub-pixel (8-bit) (766 gray scales per 1 pixel) Pixel 2,048 (H) × 1,536 (V) pixels (1 pixel consists of 3 sub-pixels (LC)	R).)				
Pixel (766 gray scales per 1 pixel) 2,048 (H) × 1,536 (V) pixels (1 pixel consists of 3 sub-pixels (LC)	R).)				
, , , , , , , , , , , , , , , , , , ,	(R).)				
Divid amang amout					
LCK vertical stripe	LCR vertical stripe				
Sub-pixel pitch $0.0705 \text{ (H)} \times 0.2115 \text{ (V)} \text{ mm}$					
Pixel pitch $0.2115 \text{ (H)} \times 0.2115 \text{ (V)} \text{ mm}$					
Module size 457.0 (W) × 350.0 (H) × 25.0 (D) mm (typ.)					
<i>Weight</i> 3,800 g (typ.)					
Contrast ratio 700:1 (typ.)					
Viewing angleAt the contrast ratio $\geq 10:1$ • Horizontal: Right side 85° (typ.), Left side 85° (typ.)• Vertical: Up side 85° (typ.), Down side 85° (typ.)					
Designed viewing direction Viewing angle with optimum grayscale (γ=DICOM): normal axis	Note1				
Polarizer surface Antiglare					
Polarizer pencil-hardness 2H (min.) [by JIS K5400]					
Response time $ \begin{array}{c} Ton+Toff(10\% \longleftrightarrow 90\%) \\ 35 \text{ ms (typ.)} \end{array} $					
LuminanceAt $IBL=6.0 mArms / lamp$ $800 \text{ cd/m}^2 \text{ (typ.)}$					
White chromaticity NL204153BM21-01 Wx, Wy = (0.255, 0.310) (t	yp.)				
White chromaticity $NL204153BM21-01A$ $Wx, Wy = (0.280, 0.304)$ (t	yp.)				
Signal system 4 ports LVDS interface (THC63LVD824×2 pcs, THine Electron equivalent) LCR 8-bit signals, Data enable signal (DE), Dot clock (CLK)	nics, Inc. or				
Power supply voltage LCD panel signal processing board: 12.0V					
Replaceable part • Backlight unit: Type No. 213LHS06 for NL204153BM21-01					
Power consumptionAt checkered flag pattern and IBL= 6.0mArms / lamp 34.2 W (typ.)					

Note1: When the product luminance is 800cd/m², the gamma characteristic is designed to γ =DICOM.

3. BLOCK DIAGRAM



Note1: Connections between GND (Signal ground), FG (Frame ground) and VBLC (Lamp low voltage terminal) in the LCD module

GND - FG	Connected
GND - VBLC	Not connected
FG - VBLC	Not connected

Note2 GND and FG must be connected to customer equipment's ground, and it is recommended that GND, FG and customer inverter ground are connected together in customer equipment.



4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification	Unit	
Module size	$457.0 \pm 0.5 \text{ (W)} \times 350.0 \pm 0.5 \text{ (H)} \times 25.0 \pm 0.5 \text{ (D)}$	Note1, Note2	mm
Display area	433.152 (H) × 324.864 (V)	Note2	mm
Weight	3,800 (typ.), 4,000 (max.)		g

Note1: Excluding warpage of the signal processing board cover and the connection board cover.

Note2: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter			Rating	Unit	Remarks
Power supply	LCD p	LCD panel signal processing board		-0.3 to +14.0	V	Ta = 25°C
voltage		Lamp voltage	VBLH	2,000	Vrms	1a – 25 C
	Input signal voltage Note1			-0.3 to +2.8	V	$Ta = 25^{\circ}C$ $VDD=12.0V$
	Storage temperature			-20 to +60	°C	-
Operating town	omo tramo	Front surface	TopF	0 to +55	°C	Note2
Operating temp	erature	Rear surface	TopR	0 to + 60	°C	Note3
				≤ 95	%	Ta ≤ 40°C
	Relative humidity Note4			≤ 85	%	40 < Ta ≤ 50°C
			≤ 70	%	50 < Ta ≤ 55°C	
	Absolute humidity Note4			≤ 73 Note5	g/m ³	Ta > 55°C

Note1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, CKD+/-, CS, SCLK, SDAT, BSEL0, BSEL1

Note2: Measured at center of LCD panel surface (including self-heat)

Note3: Measured at center of LCD module's rear shield surface (including self-heat)

Note4: No condensation

Note5: Water amount at Ta = 55°C and RH = 70%

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

 $(Ta = 25^{\circ}C)$

						$(1a = 25^{\circ}C)$	
Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Supply voltage		VDD	10.8	12.0	13.2	V	-
Supply current		IDD	-	600 Note1	1,100 Note2	mA	at VDD=12.0V
Ripple voltage		VRP	-	-	100	mVp-p	for VDD
Differential input threshold	High	VTH	-	-	+100	mV	at VCM= 1.2V
voltage	Low	VTL	-100	-	-	mV	Note3, Note4
Input voltage swing		VI	0	-	2.4	V	Note4
Terminating resistance		RT	-	100	-	Ω	-
Control signal input	High	VIH	High must be Open.		-		
threshold voltage	Low	VIL	0	-	0.5	V	Note5
Control signal input current	Low	IIL	-10	-	10	μΑ	
	High	V+	-	1.4	1.9	V	
Serial communication signal input threshold voltage	Low	V-	0.4	0.7	-	V	Note6
	Hysteresis	VH	0.3	-	-	V	

Note1: Checkered flag pattern (by EIAJ ED-2522)

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS driver

Note 4: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, CKD+/-, DC3+/-, DC3+

Note5: BSEL0, BSEL1 Note6: CS, SCLK, SDAT

4.3.2 Backlight lamp


(Ta=25°C, Note1)

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Lamp current	IBL	3.0	6.0	7.0	mArms	at IBL= 6.0mArms: 800 cd/m ² Note3
Lamp voltage	VBLH	-	750	-	Vrms	Note2, Note3
Lamp starting voltage	VS	1,220	-	-	Vrms	Ta = 25°C Note2, Note3
Lamp starting voltage	VS	1,460	-	-	Vrms	Ta = 0°C Note2, Note3
Lamp oscillation frequency	FO	50	58	60	kHz	Note4

Note1: This product consists of 6 backlight lamps, and these specifications are for each lamp.

Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).

Note3: The asymmetric ratio of working waveform for lamps (Lamp voltage peak ratio, Lamp current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal).



Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part.

Note4: A beat noise by interference of "FO" and "1/th" may appear on the screen. (th: Horizontal cycle (See "4.8.1 Timing characteristics".)) Set up the "FO" so that the beat noise does not appear.

Note5: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.

4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power sup	ply voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	12.0 V	≤ 100	mVp-p


Note1: The permissible ripple voltage includes spike noise.

4.3.4 Fuse

Parameter	Fuse		Rating	Fusing current	Remarks	
1 arameter	Туре	Supplier	Kating	rusing current	Kemarks	
VDD	FCC16202AB	KAMAYA ELECTRIC	2.0 A	4.0 A,	Note1	
VDD	FCC10202AB	Co., Ltd.	32 V	5s max.	Note1	

Note1: The power supply capacity should be more than the fusing current. If the power supply capacity is less than the fusing current, the fuse may not blow for a short time, and then nasty smell, smoking and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE



*1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, CKD+/-

Note1: In terms of voltage variation (voltage drop) while VDD rising edge is below 10.8V, a protection circuit may work, and then this product may not work.

Note2: VDD should be 10.8V or more during VDD ON period.

Note3: LVDS signals and CS, SCLK, SDAT must be Low or High-impedance, exclude the VALID period (See above sequence diagram), in order to avoid that internal circuits is damaged. If some of signals are cut while this product is working, even if the signal input to it once again, it might not work normally. If customer stops the display and function signals, they should be cut VDD.

Note4: At the beginning of the serial communication mode, take 20ms or more after the LVDS signal input. When writing the LUT data, see "4.12 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT".

Note5: The backlight inverter voltage should be inputted within the valid period of LVDS signals, in order to avoid unstable data display.

^{*2:} LVDS signals should be measured at the terminal of 100Ω resistance.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-WE41P-HF (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: FI-W41S (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal			narks	//	
1	RSVD1	Reserved	Connect to signal ground.				
2	N.C.	-	Keep this pin O				
3	CS	Chip selection (Pull-up 25kΩ)	LUT communication control signal				
4	SCLK	Serial Clock (Pull-down 25kΩ)	See "4.12 TEN-bit LOOK UP TABLE FOP GAMMA				
5	SDAT	Serial Data (Pull-down 25kΩ)	ADJUSTMENT".				
6		Seriai Data (Full-dowii 23K22)					
7	RSVD2	Reserved	Keep this pin Open.				
8	BSEL0		See "4.6 METHOD OF CONNECTION FOR L'TRANSMITTER".				VDS
		Selection of LVDS data input map		BSEL0	BSEL1	Mode	
		(Pull-up $25k\Omega$)		Open	Open	A	
		(1 un-up 23ks2)		Open	Low	В	
9	BSEL1			Low	Open	C	
				Low	Low	A	
10	RSVD2	Reserved	Keep this pin O		ı		
11	GND	Signal ground	Note1				
12	DB3+	-					_
13	DB3-	Pixel data B3	LVDS differenti	al data ınpu	t	Note	e2
14	GND	Signal ground	Note1				
15	CKB+		TAIDG 1:CC .:	1 1 1 .		3.7 .	2
16	CKB-	Pixel clock B	LVDS differenti	al clock inp	ut	Note	e2
17	GND	Signal ground	Note1				
18	DB2+			.1.1.4	,	NT. 4	2
19	DB2-	Pixel data B2	LVDS differenti	ai data inpu	τ	Note	e2
20	GND	Signal ground	Note1				
21	DB1+	D:1 J-4- D1	LVDC 4:cc	-1 -1-4- :	4	NT - 4	- 2
22	DB1-	Pixel data B1	LVDS differenti	ai data inpu	l	Note	ez
23	GND	Signal ground	Note1				
24	DB0+	Pixel data B0	LVDS differenti	al data inpu	+	Note	S
25	DB0-	Tixel data Bo	LVD3 differenti	ai uata ilipu	l .	Nou	62
26	GND	Signal ground	Note1				
27	DA3+	Pixel data A3	LVDS differenti	al data inpu	t	Note	e2
28	DA3-		L D G uniciciu	ai data iiipu		1100	C_2
29	GND	Signal ground	Note1				
30	CKA+	Pixel clock A	LVDS differenti	al clock inn	ut	Note	e2.
31	CKA-			a. crock mp		1100	
32	GND	Signal ground	Note1				
33	DA2+	Pixel data A2	LVDS differenti	al data innu	t	Note	e2
34	DA2-		*				
35	GND	Signal ground	Note1				
36	DA1+	Pixel data A1	LVDS differential data input Note2				e2
37	DA1-		_				
38	GND	Signal ground	Note1				
39	DA0+	Pixel data A0	LVDS differential data input Note2				
40	DA0-		•				
41	GND	Signal ground	Note1				

Note1: All GND terminals should be used without any non-connected lines.

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.

CN1: View from insert direction

DATA SHEET DOD-PD-0556 (2nd edition)

41 39 3 1 40 38 4 2

\$

CN2 socket (LCD module side): FI-WE31P-HF (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-W31S (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks	
1	GND	Signal ground	Note1	
2	DD3+	Pixel data D3	LVDS differential data input	Note2
3	DD3-	Tixel data D3	Ev DS differential data input	Notez
4	GND	Signal ground	Note1	
5	CKD+	Pixel clock D	LVDS differential clock input	Note2
6	CKD-		•	.10102
7	GND	Signal ground	Note1	
8	DD2+	Pixel data D2	LVDS differential data input	Note2
9	DD2-			
10	GND	Signal ground	Note1	
11	DD1+	Pixel data D1	LVDS differential data input	Note2
12	DD1-		•	
13	GND	Signal ground	Note1	
14	DD0+	Pixel data D0	LVDS differential data input	Note2
16	DD0- GND	C:1 J	Note1	
17	DC3+	Signal ground	Note1	
18	DC3+	Pixel data C3	LVDS differential data input	Note2
19	GND	Signal ground	Note1	
20	CKC+	-		
21	CKC-	Pixel clock C	LVDS differential clock input	Note2
22	GND	Signal ground	Note1	
23	DC2+			
24	DC2-	Pixel data C2	LVDS differential data input	Note2
25	GND	Signal ground	Note1	
26	DC1+		LVDC 4:ffti-1 d-tint	N-4-2
27	DC1-	Pixel data C1	LVDS differential data input	Note2
28	GND	Signal ground	Note1	
29	DC0+	Pixel data C0	LVDS differential data input	Note2
30	DC0-	Tixel data CU	Ly Do unferential data input	NOICZ
31	GND	Signal ground	Note1	

Note1: All GND terminals should be used without any non-connected lines.

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.

CN2: View from insert direction

31 29	 3 1
30 28	 4 2 _

CN3 socket (LCD module side): IL-Z-8PL-SMTY (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-8S-S125C (Japan Aviation Electronics Industry Limited (JAE))

	1 0	\ 1	3 \ \ //
Pin No.	Symbol	Function	Description
1	VDD		
2	VDD	Power supply	Note1
3	VDD	I ower suppry	Note1
4	VDD		
5	GND		
6	GND	Signal ground	Note1
7	GND	Signal ground	rvote1
8	GND		

Note1: All VDD and GND terminals should be used without any non-connected lines.

25

4.5.2 Backlight lamp

Attention: VBLH and VBLC must be connected correctly. If customer connects wrongly, customer will be hurt and the module will be broken.

(1) NL204153BM21-01

CN201 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH1	Upper side lamp, High voltage (Hot)	Cable color: Pink
2	VBLC1	Upper side lamp, Low voltage (Cold)	Cable color: Gray

CN202 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH2	Upper side lamp, High voltage (Hot)	Cable color: White
2	VBLC2	Upper side lamp, Low voltage (Cold)	Cable color: Gray

CN203 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH3	Upper side lamp, High voltage (Hot)	Cable color: Blue
2	VBLC3	Upper side lamp, Low voltage (Cold)	Cable color: Gray

CN204 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

			8 ,
Pin No.	Symbol	Function	Remarks
1	VBLH4	Lower side lamp, High voltage (Hot)	Cable color: Pink
2	VBLC4	Lower side lamp, Low voltage (Cold)	Cable color: Gray

CN205 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH5	Lower side lamp, High voltage (Hot)	Cable color: White
2	VBLC5	Lower side lamp, Low voltage (Cold)	Cable color: Gray

CN206 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH6	Lower side lamp, High voltage (Hot)	Cable color: Blue
2	VBLC6	Lower side lamp, Low voltage (Cold)	Cable color: Gray

(2) NL204153BM21-01A

CN201 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH1	Upper side lamp, High voltage (Hot)	Cable color: Red
2	VBLC1	Upper side lamp, Low voltage (Cold)	Cable color: Gray

CN202 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

		(<u>U</u> , ,
Pin No.	Symbol	Function	Remarks
1	VBLH2	Upper side lamp, High voltage (Hot)	Cable color: White
2	VBLC2	Upper side lamp, Low voltage (Cold)	Cable color: Gray

CN203 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH3	Upper side lamp, High voltage (Hot)	Cable color: Blue
2	VBLC3	Upper side lamp, Low voltage (Cold)	Cable color: Gray

CN204 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

Pin No.	Symbol	Function	Remarks
1	VBLH4	Lower side lamp, High voltage (Hot)	Cable color: Red
2	VBLC4	Lower side lamp, Low voltage (Cold)	Cable color: Gray

CN205 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)


Pin No.	Symbol	Function	Remarks
1	VBLH5	Lower side lamp, High voltage (Hot)	Cable color: White
2	VBLC5	Lower side lamp, Low voltage (Cold)	Cable color: Gray

CN206 plug (LCD module side): BHSR-02VS-1 (J.S.T. Mfg Co., Ltd.)

Adaptable socket: SM02B-BHSS-1-TB (J.S.T. Mfg Co., Ltd.)

	Pin No.	Symbol	Function	Remarks
ĺ	1	VBLH6	Lower side lamp, High voltage (Hot)	Cable color: Blue
	2	VBLC6	Lower side lamp, Low voltage (Cold)	Cable color: Gray

4.5.3 Positions of plug and socket



4.6 METHOD OF CONNECTION FOR LVDS TRANSMITTER

LVDS data input map is selectable with BSEL0 and BSEL1 terminal.

		Bit mapping Transmitter Pin Assignment			l					
	BSEL[1:0] Note1	, Note2		Dual type	LVDS TX				CN1
	[H:H], [L:L] Mode A	[H:L] Mode B	[L:H] Mode C	Single type LVDS Tx	THine THC63LVD823	NS DS90C387	Output Connector		Pin No.	Signal name
	LA2	LA7	LA0	TA0	R12	R10				
	LA3	LA6	LA1	TA1	R13	R11		Note3		
	LA4	LA5	LA2	TA2	R14	R12	ATA-	\rightarrow	40	DA0-
	LA5	LA4	LA3	TA3	R15	R13	ATA+	\rightarrow	39	DA0+
	LA6	LA3	LA4	TA4	R16	R14				
	LA7	LA2	LA5	TA5	R17	R15	4			
	CA2	CA7	CA0	TA6	G12	G10				
	CA3 CA4	CA6 CA5	CA1 CA2	TB0 TB1	G13 G14	G11 G12	-			
	CA4	CA3	CA2	TB2	G15	G12	ATB-	\rightarrow	37	DA1-
	CA6	CA3	CA4	TB3	G16	G14	ATB+	\rightarrow	36	DA1+
	CA7	CA2	CA5	TB4	G17	G15	, ALD	_	50	DITT
	RA2	RA7	RA0	TB5	B12	B10				
	RA3	RA6	RA1	TB6	B13	B11				
Pixel data	RA4	RA5	RA2	TC0	B14	B12				
A	RA5	RA4	RA3	TC1	B15	B13				
	RA6	RA3	RA4	TC2	B16	B14	ATC-	\rightarrow	34	DA2-
	RA7	RA2	RA5	TC3	B17	B15	ATC+	\rightarrow	33	DA2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	∄		ļ	
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	4			
	DE	DE	DE	TC6	DE	DE				
	LA0	LA1	LA6	TD0	R10	R16	4			
	LA1	LA0	LA7	TD1	R11 G10	R17	ATTO		20	D.4.2
	CA0 CA1	CA1 CA0	CA6 CA7	TD2 TD3	G10 G11	G16 G17	ATD- ATD+	→	28 27	DA3- DA3+
	RA0	RA1	RA6	TD4	B10	B16	AID+	\rightarrow	21	DA3+
	RA1	RA0	RA7	TD5	B10	B17	1			
	N.C.	N.C.	N.C.	TD6	-	-	1			
	CLK	CLK	CLK	CLK	CLK	CLK	ATCLK- ATCLK+	\rightarrow \rightarrow	31	CKA- CKA+
	LB2	LB7	LB0	TA0	R22	R20		ĺ		
	LB3	LB6	LB1	TA1	R23	R21	1			
	LB4	LB5	LB2	TA2	R24	R22	BTA-	\rightarrow	25	DB0-
	LB5	LB4	LB3	TA3	R25	R23	BTA+	\rightarrow	24	DB0+
	LB6	LB3	LB4	TA4	R26	R24				
	LB7	LB2	LB5	TA5	R27	R25				
	CB2	CB7	CB0	TA6	G22	G20				
	CB3	CB6	CB1	TB0	G23	G21	∄		ļ	
	CB4	CB5	CB2	TB1	G24	G22	┨			DF:
	CB5	CB4	CB3	TB2	G25	G23	BTB-	\rightarrow	22	DB1-
	CB6	CB3	CB4	TB3	G26	G24	BTB+	\rightarrow	21	DB1+
	CB7 RB2	CB2 RB7	CB5 RB0	TB4 TB5	G27 B22	G25 B20	┨			
	RB3	RB6	RB0 RB1	TB6	B23	B20 B21	-			
Pixel data	RB4	RB5	RB2	TC0	B23 B24	B21 B22	1			
B	RB5	RB4	RB3	TC1	B25	B23	1			
	RB6	RB3	RB4	TC2	B26	B24	BTC-	\rightarrow	19	DB2-
	RB7	RB2	RB5	TC3	B27	B25	BTC+	\rightarrow	18	DB2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	1			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC]			
	DE	DE	DE	TC6	DE	DE				
	LB0	LB1	LB6	TD0	R20	R26	-			
	LB1	LB0	LB7	TD1	R21	R27	.			
	CB0	CB1	CB6	TD2	G20	G26	BTD-	\rightarrow	13	DB3-
	CB1	CB0	CB7	TD3	G21	G27	BTD+	\rightarrow	12	DB3+
	RB0	RB1	RB6	TD4	B20	B26	4			
	RB1	RB0	RB7	TD5	B21	B27	4			
	N.C.	N.C.	N.C.	TD6	-	-			1.	GIV.
	CLK	CLK	CLK	CLK	CLK	CLK	BTCLK- BTCLK+	$\overset{\rightarrow}{\rightarrow}$	16 15	CKB- CKB+

	BSEL[1:0] Note1	, Note2		Dual type	LVDS TX				CN2
	[H:H],	[H:L]	[L:H]	Single type	THine	NS	Output			
	[L:L]			LVDS Tx	THC63LVD823	DS90C387	Connector		Pin No.	Signal name
	Mode A LC2	Mode B LC7	Mode C LC0	TA0	R12	R10				
	LC3	LC6	LC1	TA1	R13	R11		Note3		
	LC4	LC5	LC2	TA2	R14	R12	CTA-	→	30	DC0-
	LC5	LC4	LC3	TA3	R15	R13	CTA+	\rightarrow	29	DC0+
	LC6	LC3	LC4	TA4	R16	R14		ŕ		Dec.
	LC7	LC2	LC5	TA5	R17	R15				
	CC2	CC7	CC0	TA6	G12	G10				
	CC3	CC6	CC1	TB0	G13	G11				
	CC4	CC5	CC2	TB1	G14	G12				
	CC5	CC4	CC3	TB2	G15	G13	СТВ-	\rightarrow	27	DC1-
	CC6	CC3	CC4	TB3	G16	G14	CTB+	\rightarrow	26	DC1+
	CC7	CC2	CC5	TB4	G17	G15				
	RC2	RC7	RC0	TB5	B12	B10				
	RC3	RC6	RC1	TB6	B13	B11				
Pixel data	RC4	RC5	RC2	TC0	B14	B12				
C	RC5	RC4	RC3	TC1	B15	B13	1			
*	RC6	RC3	RC4	TC2	B16	B14	CTC-	\rightarrow	24	DC2-
	RC7	RC2	RC5	TC3	B17	B15	CTC+	\rightarrow	23	DC2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	1			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	1			
	DE	DE	DE	TC6	DE	DE	1			
	LC0	LC1	LC6	TD0	R10	R16	1			
	LC1	LC0	LC7	TD1	R11	R17				
	CC0	CC1	CC6	TD2	G10	G16	CTD-	\rightarrow	18	DC3-
	CC1	CC0	CC7	TD3	G11	G17	CTD+	\rightarrow	17	DC3+
	RC0	RC1	RC6	TD4	B10	B16	1			
	RC1	RC0	RC7	TD5	B11	B17				
	N.C.	N.C.	N.C.	TD6	-	-				
	CLK	CLK		CLK	CLK	CLK	CTCLK-	\rightarrow	21	CKC-
	CLK	CLK	CLK	CLK	CLK	CLK	CTCLK+	\rightarrow	20	CKC+
	LD2	LD7	LD0	TA0	R22	R20				
	LD3	LD6	LD1	TA1	R23	R21	4			
	LD4	LD5	LD2	TA2	R24	R22	DTA-	\rightarrow	15	DD0-
	LD5	LD4	LD3	TA3	R25	R23	DTA+	\rightarrow	14	DD0+
	LD6	LD3	LD4	TA4	R26	R24				
	LD7	LD2	LD5	TA5	R27	R25				
	CD2	CD7	CD0	TA6	G22	G20			-	
	CD3	CD6	CD1	TB0	G23	G21	-			
	CD4	CD5	CD2	TB1	G24	G22	┨			
	CD5	CD4	CD3	TB2	G25	G23	DTB-	\rightarrow	12	DD1-
	CD6	CD3	CD4	TB3	G26	G24	DTB+	\rightarrow	11	DD1+
	CD7	CD2	CD5	TB4	G27	G25	4			
	RD2	RD7	RD0	TB5	B22	B20	4		-	
	RD3	RD6	RD1	TB6	B23	B21	 			
Pixel data	RD4	RD5	RD2	TC0	B24	B22	4			
D	RD5	RD4	RD3	TC1	B25	B23	-			
	RD6	RD3	RD4	TC2	B26	B24	DTC-	\rightarrow	9	DD2-
	RD7	RD2	RD5	TC3	B27	B25	DTC+	\rightarrow	8	DD2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	4			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	4			
	DE	DE	DE	TC6	DE	DE	 			
	LD0	LD1	LD6	TD0	R20	R26	4			
	LD1	LD0	LD7	TD1	R21	R27	4			
	CD0	CD1	CD6	TD2	G20	G26	DTD-	\rightarrow	3	DD3-
	CD1	CD0	CD7	TD3	G21	G27	DTD+	\rightarrow	2	DD3+
	RD0	RD1	RD6	TD4	B20	B26				
	RD1	RD0	RD7	TD5	B21	B27				
	N.C.	N.C.	N.C.	TD6	-	-	 			
						_	DTCLK-	\rightarrow	6	CKD-
	CLK	CLK	CLK	CLK	CLK	CLK	DTCLK+	\rightarrow	5	CKD+
								\rightarrow	5	CKD+

Note1: High must be Open.

Note2: Do not change the setting of BSEL0 and BSEL1 during VDD ON period.

Note3: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.

4.7 DISPLAY GRAY SCALE AND INPUT DATA SIGNALS

This product can display 256 gray scales in each LCR sub-pixel and 766 gray scales per 1 pixel. Also the relation between display gray scale and input data signals is as the following table.

												1 (0	т	1	1 1	тт.	1 1	1\							
																	gh leve	Ĺ							
l									1 LA0	CA	7 CA	6 CA:	5 CA	4 CA3	3 CA2	2 CA1	CA0								RA0
Display gr	ay scale	LB7	LB6	LB5	LB ²	LB:	3 LB	2 LB	1 LB0	CB	7 CB	6 CB:	5 CB ²	4 CB3	CB2	2 CB1	CB0	RB	7 RB	6 RB	5 RB	4 RB3	RB2	RB1	RB0
		LC7	LC6	LC5	LC4	LC:	LC:	2 LC	1 LC0	CC	7 CC	6 CC:	5 CC ²	4 CC3	CC2	2 CC1	CC0	RC	7 RC	6 RC	5 RC	4 RC	RC2	RC1	RC0
		LD7	LD6	LD5	LD4	LD:	LD:	2 LD	1 LD0	CD	7 CD	6 CD:	5 CD4	4 CD3	CD2	2 CD1	CD0	RD	7 RD	6 RD	5 RD4	4 RD	RD2	RD1	RD0
0)	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
calc		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ay s	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
l gr	↑					:								:								:			
Left sub-pixel gray scale	↓					:								:								:			
np-l	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
stt s	5118111	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ĭ	White	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
v	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scal	Diack	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
ray	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
<u>19</u>	dark ↑		U	U	U		U	U	O		U	U	U		U	1	U		U	U	U		U	U	O
Center sub-pixel gray scale	.1.					:								:								:			
-qns	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
ter s	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
Cen	White	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
cale	Black	_							-	_					-		0	-					-		-
sy sc		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0	1
gra	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Right sub-pixel gray scale	↑					:								:								:			
id-qı	↓		0	0	0	:	0	0	0		0	0	0	:	0	•	0					: 1		0	
ıt su	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
ligh		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
14	White	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1


4.8 INPUT SIGNAL TIMINGS

4.8.1 Timing characteristics


	Parameter		Symbol	min.	typ.	max.	Unit	Remarks
	Frequency		1/ tc	60.0	65.0	66.0	MHz	15.38ns (typ.)
CLK	Duty		1	See the data	sheet of LVD	S	-	-
	Rise time, Fa	all time	1	transmitter.		-	ns	-
		Cycle	th	10.34	10.34	10.77	μs	96.72kHz (typ.)
	Horizontal	Cycle	uı	640	672	700	CLK	Note1
		Display period	thd		512		CLK	-
		Cycle	tv	15.47	16.667	17.9	ms	typ.=60.0Hz
DE	Vertical	Cycle	ιν	1,547	1,612	1,628	Н	тур00.0нг
		Display period	tvd	1,536			Н	-
	CLK-DE	Setup time	-	C - 4 - 1 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4	-14 -£LVD	ı.C	ns	-
	CLK-DE	Hold time	-	transmitter.	sheet of LVD	3	ns	-
	Rise time, Fa	all time	-	transmitter.			ns	-
DATA	CLK-DATA	Setup time	1	Coo the dete	shoot of LVD	ıC.	ns	-
(A) to (D)	CLK-DAIA	Hold time	-	See the data sheet of LVDS transmitter.			ns	-
(11) to (D)	Rise time, Fall time		-	transmitter.			ns	-

Note1: The sum of jitter and skew of horizontal period should be within ± 1 CLK.

4.8.2 Input signal timing chart



4.9 LVDS DATA TARANSMISSION METHOD



4.10 DISPLAY POSITIONS

LA	D (0, 0)	D (1, 0)	B RB		LC LC	(1024, 0) CC RC	D (1025, LD CD	0) RD	
0, 0	1, 0	•••	1022, 0 1022, 1	1023, 0 1023, 1	1024, 0	1025, 0	• • •	2046, 0 2046, 1	2047, 0 2047, 1
:	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
0, 1534	1, 1534 1, 1535	•••	1022, 1534	- ´	1024, 1534 1024, 1535	,	•••	1	2047, 1534 2047, 1535

4.11 PIXEL ARRANGNMENT

1	0		1		2,047
0	L	C R	L C R	• • • • • •	L C R
	•	•	• • •	• • • • • •	• • •
1,535	L	C R	L C R	• • • • •	L C R

4.12 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT

Adjustment of gamma characteristics for each 8-bit LCR data is possible by using built-in 10-bit LUT (look up table) for Gamma characteristics.

The LUT is set with the serial data. The combination of the control command determines Random/Sequential Address WRITE and Individual/Simultaneous LCR setting.

The serial data is composed as Table 1.

Table1: Serial data Composition

DATA	DATA name	Function	Remarks
D31	CMD5	Control Command	
D30	CMD4	Control Command	
D29	CMD3	Control Command	See Table2 and 3.
D28	CMD2	Control Command	See Table2 and 3.
D27	CMD1	Control Command	
D26	CMD0	Control Command	
D25	ADD9	LUT Address (MSB)	
D24	ADD8	LUT Address	
D23	ADD7	LUT Address	
D22	ADD6	LUT Address	
D21	ADD5	LUT Address	See Table4.
D20	ADD4	LUT Address	See Table4.
D19	ADD3	LUT Address	
D18	ADD2	LUT Address	
D17	ADD1	LUT Address	
D16	ADD0	LUT Address (LSB)	
D15	DATA15	LUT Data (MSB)	
D14	DATA14	LUT Data	
D13	DATA13	LUT Data	
D12	DATA12	LUT Data	
D11	DATA11	LUT Data	
D10	DATA10	LUT Data	
D9	DATA9	LUT Data	
D8	DATA8	LUT Data	See Table5.
D7	DATA7	LUT Data	see Tables.
D6	DATA6	LUT Data	
D5	DATA5	LUT Data	
D4	DATA4	LUT Data	
D3	DATA3	LUT Data	
D2	DATA2	LUT Data	
D1	DATA1	LUT Data	
D0	DATA0	LUT Data (LSB)	

Table2: Command table (CMD5 to CMD0: 6-bit)

DATA name	Parameter	Remarks
CMD5	Must be set to "1".	-
CMD4	Must be set to "1".	-
CMD3	Selection of Random/Sequential Address WRITE "1": Random Address WRITE "0": Sequential Address WRITE	-
CMD2	Must be set to "1".	-
CMD1	Selection of Individual/Simultaneous LCR setting "1": Individual LCR setting "0": Simultaneous LCR setting	"1": Select the Sub-pixel by using ADD9 and ADD8. (See Table4.) "0": ADD9 and ADD8 are invalid.
CMD0	Must be set to "0".	-

Table3: Command table (CMD5 to CMD0: 6-bit)

CMD5	CMD4	CMD3	CMD2	CMD1	CMD0	Function
1	1	1	1	1	0	Random Address WRITE, Individual LCR setting
1	1	1	1	0	0	Random Address WRITE, Simultaneous LCR setting
1	1	0	1	1	0	Sequential Address WRITE, Individual LCR setting
1	1	0	1	0	0	Sequential Address WRITE, Simultaneous LCR setting

^{*}Another combinations are prohibited, and may cause function error.

Table4: Address table (ADD9 to ADD0: 10-bit)

DATA name	Parameter	Remarks
ADD9	Sub-pixel Selection ADD[9:8]= 0:0 Left Sub-pixel	In case of "ADD[9:8]=1:1", ON/OFF of Gamma
ADD8	0:1 Center Sub-pixel 1:0 Right Sub-pixel 1:1 ON/OFF selection of Gamma Correction	correction can select according to the GMA[2:0]. (See Table6 and Table7.)
ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0	LUT Address 256 address = 00h - FFh	If "ADD[9:8] = 1:1", ADD[7:0] must be set to 00h.

Table5: Data table (DATA15 to DATA0: 16bit)

DATA	DATA name	Parameter	Remarks
DATA15	Dummy		
DATA14	Dummy		
DATA13	Dummy	Dummy Data	
DATA12	Dummy	Must be set to "0".	-
DATA11	Dummy		
DATA10	Dummy		
DATA9	DATA9	[MSB]	
DATA8	DATA8		
DATA7	DATA7		
DATA6	DATA6		
DATA5	DATA5	10-bit LUT Data	
DATA4	DATA4	000h - 3FFh	_
DATA3	DATA3		
DATA2	DATA2		
DATA1	DATA1		
DATA0	DATA0	[LSB]	

Table6: Gamma correction table (DATA15 to DATA0: 16bit)

DATA	DATA name	Parameter	Remarks
DATA15	Dummy		
DATA14	Dummy		
DATA13	Dummy		
DATA12	Dummy		
DATA11	Dummy		
DATA10	Dummy	Dummy Data	
DATA9	Dummy	Must be set to "0".	-
DATA8	Dummy	What be set to 0.	
DATA7	Dummy		
DATA6	Dummy		
DATA5	Dummy		
DATA4	Dummy		
DATA3	Dummy		
DATA2	GAM2	[MSB]	
DATA1	GAM1	GMA Data	See Table7.
DATA0	GAM0	[LSB]	

Table7: Control code GAM[2:0]

GMA2	GMA1	GMA0	Function			
0	0	0	No correction (Initial setting)			
0	0	1	Correction according to the LUT Data.			

^{*}Another combinations are prohibited, and may cause function error.


Note1: When writing the LUT data, a noise may appear on the display image. In order to prevent the noise appearing on the display, following measures should be performed.

- (1) The LUT data should be rewritten during invalid period of pixel data (See "4.8 INPUT SIGNAL TIMINGS".).
- (2) The LUT data should be rewritten while the LUT data is invalid.

Note2: Because the LUT data isn't stored in the LCD module, transfer the data every power-on.


4.13 LUT SERIAL COMMUNICATION TIMINGS

(1) Timing chart



(2) Timing specifications

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
SCLK Frequency	1/Tsck	-	-	5	MHz	-
SCLK Pulse	Twsck	50	-	-	ns	-
SDAT-SCLK Setup Time	Tds	50	-	-	ns	-
SDAT-SCLK Hold Time	Tdh	50	-	-	ns	-
CS-SCLK Setup Time	Tcs	50	-	-	ns	-
CS-SCLK Hold Time	Tch	50	-	-	ns	-



Note1: During the serial communication mode, the display noise may appear because of rewriting the data. To avoid this, rewrite the data in the blanking timing. The external noise may cause the data change, refresh the data regularly according to need.

4.14 OPTICS

4.14.1 Optical characteristics

(1)NL204153BM21-01

(Note1, Note2)

Parameter		Condition S		min.	typ.	max.	Unit	Measuring instrument	Remarks
Luminance		White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	L	700	800	-	cd/m ²	BM-5A or SR-3	-
Contrast ratio		White/Black at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	CR	450	700	-	-	BM-5A or SR-3	Note3
Luminance uniformity		White $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	LU	-	1.2	1.3	-	BM-5A	Note4
Chromaticity	White	x coordinate	Wx	-	0.255	-	-	SR-3	Note5
Cinomaticity		y coordinate	Wy	-	0.310	-	-	SIC-3	110103
Response ti	ma	Black to White	Ton	-	17	25	ms	BM-5A	Note6
Kesponse u	iiie	White to Black	Toff	-	18	25	ms	DW-JA	Note7
	Right	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θR	70	85	-	0		
Viewing angle	Left	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θL	70	85	-	0	BM-5A	Note8
	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	70	85	-	0	DIVI-3A	notes
	Down	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θD	70	85	-	0		

(2)NL204153BM21-01A

(Note1, Note2)

Parameter		Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks
Luminance		White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$			-	cd/m ²	BM-5A or SR-3	-	
Contrast ratio		White/Black at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	CR	450	700	1	1	BM-5A or SR-3	Note3
Luminance uniformity		White $\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$	LU	-	1.2	1.3	-	BM-5A	Note4
Chromaticity	White	x coordinate	Wx	-	0.280	-	-	SR-3	Note5
Cinomaticity		y coordinate	Wy	-	0.304	-	-		
Response ti	ma	Black to White	Ton	-	17	25	ms	BM-5A	Note6 Note7
Kesponse ti		White to Black	Toff	-	18	25	ms	DIVI-JA	
	Right	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θR	70	85	-	0		N 4 0
Viewing angle	Left	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θ L	70	85	-	0	BM-5A	
	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	70	85	-	0	DIVI-JA	Note8
	Down	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θD	70	85	ı	0		


Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 12.0V, IBL = 6.0mArms/lamp, Display mode: QXGA,

Horizontal cycle = 96.72kHz, Vertical cycle = 60.0Hz

Optical characteristics are measured after 20 minutes from working the product, in the dark room. Also measurement method for luminance is as follows.



Note3: See "4.14.2 Definition of contrast ratio".

Note4: See "4.14.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: $TopF = 35 \, ^{\circ}C$ Note7: See "4.14.4 Definition of response times".

Note8: See "4.14.5 Definition of viewing angles".


4.14.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.

4.14.3 Definition of luminance uniformity


The luminance uniformity is calculated by using following formula.

The luminance is measured at near the 5 points shown below.




4.14.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.14.5 Definition of viewing angles




5. RELIABILITY TESTS

Test item		Condition	Judgment Note1		
	ure and humidity eration)	① 60 ± 2°C, RH = 60%, 240hours ② Display data is white.	No display malfunctions		
	t cycle eration)	① 0 ± 3°C1hour 55 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white.			
	nal shock operation)	 -20 ± 3°C30minutes 60 ± 3°C30minutes 100cycles, 1hour/cycle Temperature transition time is within 5 minutes. 			
	oration operation)	 5 to 100Hz, 11.76m/s² 1 minute/cycle X, Y, Z direction 10 times each directions 	No display malfunctions		
	nical shock operation)	 ① 294m/ s², 11ms ② X, Y, Z direction ③ 3 times each directions 	No physical damages		
	ESD eration)	 ① 150pF, 150Ω, ±10kV ② 9 places on a panel surface Note2 ③ 10 times each places at 1 sec interval 	No display malfunctions		
Dust (Operation)		 ① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir ③ 8 times repeat at 1 hour interval 	No display malfunctions		
Low pressure	Non-operation	① 15 kPa (Equivalent to altitude 13,600m) ② -20°C±3°C24 hours ③ +60°C±3°C24 hours	No display malfunctions		
	Operation	① 53.3 kPa (Equivalent to altitude 4,850m) ② 0°C±3°C24 hours ③ +55°C±3°C24 hours	No display malfunctions		

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect criteria.

Note2: See the following figure for discharge points



6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "6.2 CAUTIONS" and "6.3 ATTENTIONS", after understanding these contents!



This sign has the meaning that customer will be injured by himself or the product will sustain a damage, if customer has wrong operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

6.2 CAUTIONS



* Do not touch the working backlight. Customer will be in danger of an electric shock.



- Do not touch the working backlight. Customer will be in danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s² and to be not greater 11ms, Pressure: To be not greater 19.6N)



6.3.1 Handling of the product

- ① Take hold of both ends without touch the circuit board when customer pulls out products (LCD modules) from inner packing box. If customer touches it, products may be broken down or out of adjustment, because of stress to mounting parts.
- ② Do not hook cables nor pull connection cables such as lamp cable and so on, for fear of damage.
- 3 If customer puts down the product temporarily, the product puts on flat subsoil as a display side turns down.
- 4 Take the measures of electrostatic discharge such as earth band, ionic shower and so on, when customer deals with the product, because products may be damaged by electrostatic.
- ⑤ The torque for mounting screws must never exceed 0.735 N·m. Higher torque values might result in distortion of the bezel. And the length of mounting screws from surface of plate must be \leq 5.3mm.
- The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area) except mounting hole portion.
 - Bends or twist described above and undue stress to any portion except mounting hole portion may cause display un-uniformity.
- ① Do not press or rub on the sensitive display surface. If customer clean on the panel surface, NEC recommends using the cloth with ethanolic liquid such as screen cleaner for LCD.

- ® Do not push-pull the interface connectors while the product is working, because wrong power sequence may break down the product.
- When installing the lamp cable, do not attach the lamp cable on the metal part of the LCD module directly. This may cause leakage high frequency current to the metal part, then the brightness may decrease or the lamp may not light.
- When customer deals with the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of panel surface. Adhesive type protection sheet may change color or properties of the polarizer.

6.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in antistatic pouch in room temperature, because of avoidance for dusts and sunlight, if customer stores the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box and customer's packing box must be opened after leave under the environment of an unpacking room temperature enough. Because a situation of dew condensation occurring is changed by the environmental temperature and humidity, evaluate the leaving time sufficiently. (Recommendation leaving time: 6 hour or more with packing state)
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- 4 This product is not designed as radiation hardened.

6.3.3 Characteristics


The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② The LCD may be seemed luminance non-uniformity, flicker, vertical seam or small spot by display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed by viewing angle because of the use of condenser sheet in the backlight.
- **6** Optical characteristics may be changed by input signal timings.
- The interference noise of input signal frequency for this product's signal processing board and luminance control frequency of backlight inverter may appear on a display. Set up luminance control frequency of backlight inverter so that the interference noise does not appear.

6.3.4 Other


- ① All GND, GNDB, VDD and VDDB terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors without permission of NEC.
- 3 Pay attention not to insert waste materials inside of products, if customer uses screwnails.
- 4 Pack the product with original shipping package, because of avoidance of some damages during transportation, when customer returns it to NEC for repair and so on.
- ⑤ The LCD module by itself or integrated into end product should be packed and transported with display in the vertically position. Otherwise the display characteristics may be impaired.

7. OUTLINE DRAWINGS 7.1 FRONT VIEW



Unit: mm

7.2 REAR VIEW



Note1: Not shown tolerances of the dimensions are ± 0.3 mm.

Note2: The torque for mounting screws must never exceed 0.735N·m.

Note3: The values in parentheses are for reference.

Unit: mm